



CONTENT

PAGE NO.	SCHEMATIC PAGE
1	Cover
2	Block Diagram
3	SOM
4	VAR-SOM-MXxx Connector
5	Power, Reset, Boot, RTC, EEPROM
6	uSD, Audio, CAN
7	Camera, HDMI, DP
8	Ethernet
9	PCIe
10	Debug UART, LEDs, SWs
11	LVDS, DSI, Touch
12	USB2 Host
13	USB3, uSATA
14	Headers

Disclaimer:

Schematics are for reference only.
 Variscite LTD provides no warranty for the use of these schematics.
 Schematics are subject to change without notice.

Revision History

Document	Carrier	
1.0	1.0	Initial
1.1	1.1	Released
1.2	1.1	Updated Block Diagrams Added SH1 wire short symbol Updated Compatibility value for SOM pins 68,69,176 Updated SOM pin 22 net name Fixed U22_B1, C113.1 net name Fixed R1-R2,R35-R38 net name
1.3	1.2	Removed SH1 wire short, J1.68 routed to capacitive touch Changed R29 to C185 Changed R123,R127 to N.C. Added resistors R130-132 Removed ADC_INx alternate function from VAR-SOM-MX8 Symbol Updated PCIe resistor assembly note
1.4	1.2	Updated Parallel Camera/HDMI/DP Note Fixed ETH pin names VAR-SOM-MX8X Symbol
1.5	1.2A	Disconnected R129
1.6	1.2A	Added VAR-SOM-MX8M-MINI Block Diagram and Symbol PRE-RELEASE VERSION!!!! Subject to change without notice
1.7	1.2B	Fixed VAR-SOM-MX8M-MINI Symbol Changed U29,U30,U31 to P/N: PFF2193 Changed R60 to 47K
1.8	1.2C	Update VAR-SOM-MX8M-MINI Symbol to V1.1 with side notes for v1.0B(Early access customers) Update VAR-SOM-MX8M-MINI Block Diagram POR circuitry fed by VCC_SOM: see U7 R60 R61 R40 R60 D5 Removed
1.9	1.2D	Raise VCC_3V3 to Nominal 3.39V for VAR-SOM-MX8M-MINI/NANO power up threshold voltage requirement of >3.35V
1.10	1.2E	Reference for new designs: (changes not implemented in V1.2 BRD) * Added x2 studs for heat plate support * Base_per_3v3 added slew rate limit * U7 (Base POR circuit) added CB_WDOG resistor assembly options * U29 U30 U31 - Added assembly note * VAR-SOM-MX8M-NANO pages added with symbol pinout * VAR-SOM-MX6 Connector update - added NC on // assembly options * Power switch in OFF position discharge of Custom rails added * Ethernet magnetics - support two Marf: Pulse & UDE; * Base RJ45 LEDs matched to SOM behaviour;
1.11	1.3	* Added VAR-SOM-MX8M-PLUS Preliminary Symbol and Block Diagram * Symbol is Pre-Release Version! Subject to change without notice! * All C1210 capacitor footprint updated to C1210_v0 * MS1 to MS6 not assembled
1.12	1.3A	* ETH1 PHY clock filter U9 replaced with 49.9 Ohm /0603 resistor * Added design note for ETH1 switches U8 and U10.
1.13	1.4	* MS5 and MS6 location adopted to heatplate design - Layout * Update J1 Manufacturer P/N, NAME and footprint to represent the assembled part * Replace PCIe AC caps on RX lines with 0 ohm resistors * Updated VAR-SOM-MX8M-PLUS Symbol pins 1 58 80, swap pins 41 43 and 84 147 * J19 Modify Camera connector orientation * Remove U8 U10 analog switches on ETH1 * U9 revert to EMI filter on RGMII_RX clock line * Added RN1 RN2 RN3 R151 R136 isolating stubs on ETH1 RGMII signals * U26 footprint updated to DS * Y1 C68 C67 updated * Support for VAR-SOM-6UL boot: - BOOT_MODE1 - R117 assembled - BOOT_MODE0 - Added PD R149 - USB# PWR to HCS1_J23 always enabled * Remove R39 on pin J1.156 to support SOM-MX8MP 2nd MIPI-CSI Lane2 routing * J3 J30 pinout change
1.14	1.4A	* Support for VAR-SOM-MX8MP USB OTG - Changed U5.P4 Pull for board identification, U21.9 connected to GPIO: - Changed R43,R130,R106 to N.C. - Changed R44,R132 to Assembled * Changed Q4 P/N from: TPS27082L (EOL) to -> TPS27081A * Updated VAR-SOM-MX8M-PLUS Block Diagram, Symbol pins 36,38 names * Added notes for SOM pins 29,79,84
1.15	1.4A	Changes in v1.14/1.4A for R43,R44 were not implemented (part of board identification) and only appear in revision history; board identification implemented via EEPROM U3. Board identification required for OS to identify method of OTG ID used: PTN5150 or GPIO
1.16	1.5	* Modified VCC_3V3 to 3.35V nominal for all SOMs. For VAR-SOM-MX8M-MINI/NANO, power up threshold voltage requirement of >3.35V is implemented using Q10,R152 * Added note for VAR-SOM-MX8M-MINI/NANO pin 91
1.17	1.5	* Updated note for I2C#B pull up resistors
1.18	1.5	* Updated note for PTN36043BXY chip
1.19	1.5A	* Q10 changed to 2N7002P.215 Transistor Q10 changed to 2N7002P to stabilize the SOM voltage in the OFF state. Old transistor leakage current (IG) changed the feedback current and increased the SOM voltage. 2N7002P does not have SG diode that allowed IDSS to flow into the Gate * SOM Pin 84 Note changed
1.20	1.6	Ethernet PHY replaced to ADIN1300 R22,R23,R35,R36 assembled with Ferrite Bead C185 assembled with 10K resistor, R30 not assembled U2 changed to CBTL02043B USB3 crossover switch changed to CBTL02043B
1.21	1.6A	Due to EOL: U35 changed to NFL18ZT207H1A3D Due to allocation problems: U13 changed to SN65HVD232QDR
1.22	1.6B	Due to allocation problems: U22,U29,U30,U31 changed to P/N: PFF2194
1.23	1.6C	Added VAR-SOM-AM62 Block Diagram and Symbol Added VAR-SOM-MX93 Block Diagram and Symbol Temporary removed compatibility notes Added hand wired EXP_MDIO_EN line.



03.SOM

For cross probing between SOM symbol and the specific SOM Connector used, set the "Implementation" property value in SOM port symbol to one of the following:

1. VAR-SOM-MX6
2. VAR-SOM-MX8
3. VAR-SOM-MX8X
4. VAR-SOM-MX8M-MINI
5. VAR-SOM-MX8M-NANO
6. VAR-SOM-MX8M-PLUS
7. VAR-SOM-MX93
8. VAR-SOM-AM62


For complete alternate function per pin and specific SOM: please refer to "VAR-SOMs Compatibility and Pinout.XLS" located at: ftp://ftp.variscite.com/SOM_Compatibility

OFF PAGE CONNECTOR INDEX:

1. Function# : Interface common to ALL SOMs
2. J1.xxx-Function: Interface common to CERTAINS SOMs or Used for carrier board common function
3. J1.xxx : No common interface

Compatibility list

Describes the ALT per SOM for compatibility. Order of names: (MX6/MX8/MX8X/MX8MM/MX8MN/MX8MP)
Note: single name means identical name for all.




R8 R10 R12 R13: MX8X SOM: without Touch screen controller on SOM, remove Touch screen stubs on High speed lines




03.SOM		Project: Symphony-Board		Rev: 1.0C
Size: A4	Document Number: 03.SOM	Approved By: [Signature]		Rev: 1.0C
Designer: [Name]	Created: 2023-01-31	Approved By: [Signature]		Rev: 1.0C
Date: 2023-01-31		Page: 2 of 24		

06. uSD, Audio, CAN


SD POWER




uSD CARD




Headphones




Line In



DIGITAL MIC




CAN BUS




Title 06. uSD, Audio, CAN			
Size A4	Document Number Symphony-Board	Project Symphony-Board	Rev 1.6C
Designer: Aviad H.		Approved By:	
Date: Monday, January 30, 2023		Sheet 4 of 24	

07. Camera, HDMI, DP



MIPI-CSI




LAYOUT NOTE:
 Differential Impedance:100 ohms
 SE 50 ohms
 HS mode: DIFF
 LP mode: SE
 Lane rate 1.5Gbps

Note:
 MIPI_CSI#A signals appears on bottom side of J19
 as of SymphonyBoard V1.4.

J13: MX6/MX8-HDMI, MX8-DP, MX8X-CSI, MX8MP-2nd MIPI-CSI

Note for U32 (anabg switch):
 Switch is to enable support for the following adapters:
 Parallel camera, HDMI, DisplayPoty and second MIPI-CSI.

- Switch select controlled on adaptor will select between:
 1) I2C#B which can export
 VAR-SOM-MX8X: I2C 3 Used by parallel camera
 VAR-SOM-MX8: HDMI DDC Used by HDMI (GPIO1_22 in should be set High in SW)
 - LVD#B_TX3 which can export:
 VAR-SOM-MX8(DP assembly option): HDMI AUX used by DP
- Switch can be omitted when designing for only one of the above interfaces.



MX8MP signal note:
 MX8MP - via 50mbps buffer on SOM
 MX8MP - SOC IO
 MX8MP - via 50mbps buffer on SOM
 MX8MP - SOC IO
 MIPI-CSI-D3_P diff. pair for MX8MP
 MIPI-CSI-D3_N diff. pair for MX8MP

Title 07. Camera, HDMI, DP			
Size A3	Document Number Symphony-Board	Project Symphony-Board	Rev 1.6C_R1.23
Designer: Aviad H.		Approved By:	
Date: Monday, January 30, 2023		Sheet 5 of 24	

08. Ethernet


Header/Stub isolation resistors

J1.54-ENET1_RGMII_RXD3	ENET1_RGMII_RXD3	NC	R173	0R	J1.54_EXT
J1.71-ENET1_RGMII_RXD2	ENET1_RGMII_RXD2	NC	R174	0R	J1.71_EXT
J1.122-ENET1_RGMII_RXD0	ENET1_RGMII_RXD0	NC	R175	0R	J1.122_EXT
J1.81-ENET1_RGMII_RXD1	ENET1_RGMII_RXD1	NC	R176	0R	J1.81_EXT
J1.120-ENET1_RGMII_RX_CTL	ENET1_RGMII_RX_CTL	NC	49.9R 1%	R151	J1.120_EXT
J1.57-ENET1_RGMII_RXC	ENET1_RGMII_RXC	NC	1.0K 1%	R138	J1.57_EXT
J1.113-ENET1_RGMII_TX_CTL	ENET1_RGMII_TX_CTL	NC	R179	0R	J1.113_EXT
J1.96-ENET1_RGMII_TXC	ENET1_RGMII_TXC	NC	R180	0R	J1.96_EXT
J1.73-ENET1_RGMII_TXD0	ENET1_RGMII_TXD0	NC	R181	0R	J1.73_EXT
J1.177-ENET1_RGMII_TXD1	ENET1_RGMII_TXD1	NC	R182	0R	J1.177_EXT
J1.56-ENET1_RGMII_TXD2	ENET1_RGMII_TXD2	NC	R177	0R	J1.56_EXT
J1.55-ENET1_RGMII_TXD3	ENET1_RGMII_TXD3	NC	R178	0R	J1.55_EXT

Note:
Customer requiring usage of J30 header (located on bottom side) should assemble these resistors if not assembled by default

VDD_ENET for SOM-MX8/MX8X/MX8MP



Power for ENET1_RGMII IOs on SOM power fed from pin J1.38
For specific SOM listed above, requiring second ETH port on ENET1 this power should be set to 1.8V source from U11 PHY



S="L" B0<<A (MX5/SOLO): VCC_SOM (same as BASE_3V3 timing)
S="H" B1<<A (MX8/MX8X): ETH#1_VDDIO_REG

Gigabit Ethernet (Internal)


LAYOUT NOTE:
Giga Ethernet Differential Pair, Follow Giga Ethernet routing guidelines.
Differential Impedance: 100 ohms




Title 08. Ethernet
Size A3
Document Number Symphony-Board
Project Symphony-Board
Rev 1.6C_R1.23
Designer: Aviad H.
Date: Monday, January 30, 2023
Approved By:
Sheet 6 **of** 24

09. PCIe

PCIe CLK




mPCIexp




Title 09. PCIe			
Size A4	Document Number Symphony-Board	Project	Rev 1.6C_R1.23
Designer: Monday, January 30, 2023		Approved By:	
Date:		Sheet 7	of 24

10. Debug, GPIO Exp, Buttons, LED

USB UART DEBUG




GPIO EXPANDER



In VAR-SOM-MX8 SOM pin 29 EXP_INT is referenced to 1.8V. When using pin 29 as an input pin driven by higher input voltage, use an external voltage divider or limit the current using a series resistor to a maximum of 1mA.

GP BUTTON




GP LED




Title 10. Debug, GPIO Exp, Buttons, LED			
Size A4	Document Number Symphony-Board	Project	Rev 1.6C_R1.23
Designer: Aviad H.		Approved By:	
Date: Monday, January 30, 2023		Sheet 8 of 24	

11. LVDS, DSI, Touch

RESISTIVE TOUCH




CAPACITIVE TOUCH



See note in :
"Headers" Page 14

- J1.57_EXT <<>
- CB_WDOG_B >>
- J1.82-USB#A_HOST_PWR >>
- CB-USB#A_HOST_PWR >>


Short circuit protection



LVDS DISPLAY A

LAYOUT NOTE:

LVDS Differential Pair, Follow LVDS routing guidelines.
Differential Impedance: 100 ohms




Note: It is recommended to add placeholders for common mode chokes/ferrites on the LVDS lines for improvement of EMI suppression

LVDS DISPLAY B

LAYOUT NOTE:

LVDS Differential Pair, Follow LVDS routing guidelines.
Differential Impedance: 100 ohms




Note: It is recommended to add placeholders for common mode chokes/ferrites on the LVDS lines for improvement of EMI suppression

MIPI DSI DISPLAY

LAYOUT NOTE:


LVDS Differential Pair, Follow LVDS routing guidelines.
Differential Impedance: 100 ohms



Title 11. LVDS, DSI, Touch			
Size A4	Document Number Symphony-Board	Project Symphony-Board	Rev 1.6C R1.2
Designer: Monday, January 30, 2023		Approved By: Sheet 9 of 24	


12. USB2 Host

USB2 Host



LAYOUT NOTE:
 USB 2.0 Differential Pair, annotated with a ring around the pair. Follow USB 2.0 routing guidelines. Length Match: +/- 100 mils. Differential Impedance: 90 ohms

NOTE:
 Power always enabled;
 In order to control the power see page 14 "Headers"



Title 12. USB2 Host			
Size A4	Document Number Symphony-Board	Project Symphony-Board	Rev 1.6C R1.2
Designer: Aviad H.		Approved By:	
Date: Monday, January 30, 2023		Sheet 10 of 24	


13. USB3, uSATA

SATA/USB select

J1.93-SATA_RXP-USB3_SS3_RX_P
 J1.91-SATA_RXN-USB3_SS3_RX_N
 J1.97-SATA_TXP-USB3_SS3_TX_P
 J1.99-SATA_TXN-USB3_SS3_TX_N

EXP_USB3_SATA_SEL >>

SEL = LOW: A <-> B
 SEL = HIGH: A <-> C
 XSD = LOW: ON
 XSD = HIGH: OFF
 By default, lines routed to SATA



LAYOUT NOTE:
 USB 3.0 Differential Pair, annotated with a ring around the pair. Follow USB 3.0 routing guidelines. Differential Impedance: 85 ohms

LAYOUT NOTE:
 SATA Differential Pair, Follow SATA routing guidelines. Differential Impedance: 85 ohms Length match +/-5mil


SATA 2.0

LAYOUT NOTE:


SATA Differential Pair, Follow SATA routing guidelines. Differential Impedance: 85 ohms Length match +/-5mil

LAYOUT NOTE:

Layout Note Place AC caps close to the connector



USB TYPE C Circuitry




Usage of native USB_ID for iMX8MP requires patches not included in the formal release, pull up should be to 1.8V.
 For simple OTG function for VAR-SOM-MX8M-PLUS Connect J1.72 PTIN ID to U22 PTIN ID output - same solution applies also for VAR-SOM-MX8/8X/8M-MINI USB#B_OTG_ID can be left floating if not used.


LAYOUT NOTE:

USB 3.0 Differential Pair, annotated with a ring around the pair. Follow USB 3.0 routing guidelines. Differential Impedance: 90 ohms

Config Channel Logic Detection & Indication of Plug Orientation



5V Source Load Switch




USB Profile 1 = 5 V @ 2.1 A

LAYOUT NOTE:

USB 2.0 Differential Pair, annotated with a ring around the pair. Follow USB 2.0 routing guidelines. Differential Impedance: 90 ohms

USB TYPE C



Variscite

Title: 13. USB3, uSATA



Size: A3	Document Number: Symphony-Board	Project: Symphony-Board	Rev: 1.6C, R1.23
Designer: Aviad H.	Document Number: Symphony-Board	Project: Symphony-Board	Rev: 1.6C, R1.23
Date: Monday, January 30, 2023	Document Number: Symphony-Board	Project: Symphony-Board	Rev: 1.6C, R1.23

Approved By: _____


Sheet 11 of 24

14. Headers


Headers arranged for compatible alternate function



I2C_A has internal pulls in Camera buffer
 I2C_B has internal pulls in MX6/MX8/MX8X/MX8MP SOMs.
 For MX8MM/MX8MN/6UL SOMs - external pull ups should be added.



Headers arranged for partial compatible alternate function



COLD RESET ON WDOG_B EVENT for MX6/SOLO and 6UL SOMs


Listed above SOMs require short on headers to get "reboot" to function.
 For all other watch dog looped on SOM

CB_WDOG_B	>>	Symphony Board reset circuitry watch dog input	See J3.17
J1.57_EXT	<<<	SOM_6UL: PIN57 WDOG1_B	See J3.11
PWM#B_CPT_INT	<<<	MX6/SOLO: PIN68 WDOG1_B	See J18.1

USB#A Host VBUS power control

In order to control the USB#A HOST VBUS power a short is required:

CB-USB#A_HOST_PWR	>>	Symphony Board U22 control input	See J3.12
J1.82-USB#A_HOST_PWR	>>		See J3.18



For complete header alternate function refer to "VAR-SOMs_Compatibility_and_Pinout.XLS" located at: ftp://ftp.variscite.com/SOM_Compatibility




Title 14. Headers			
Size A4	Document Number Symphony-Board	Project Symphony-Board	Rev 1.6C R1.2
Designer: Aviad H.		Approved By:	
Date: Monday, January 30, 2023		Sheet 12 of 24	

02. Block Diagram VAR-SOM-MX93

Symphony-Board

Doc rev 1.0

VAR-SOM-MX93



Pin-compatible with other modules from the VAR-SOM Pin2Pin family

No pin2pin compatibility

Variscite

Title: 02. Block Diagram VAR-SOM-MX93

Size: A3	Document Number: Symphony-Board	Project: Symphony-Board	Rev: 1.6C, R1.23
Designer: Aviad H.	Date: Monday, January 30, 2023		Approved By: Sheet 21 of 24

04. VAR-SOM-MX93 Connector

Signal Name	Notes	Pin	Signal Name	Notes	Pin	Signal Name	Notes	Pin
ETHA_MD_C_P	1.8V level signal on non-EC	1	GND		2	ETHA_MD_A_P	1.8V level signal on non-EC	3
ETHA_MD_C_M	1.8V level signal on non-EC	4	GND		5	ETHA_MD_A_M	1.8V level signal on non-EC	6
ETHA_MD_D_P	1.8V level signal on non-EC	7	GND		8	ETHA_MD_B_P	1.8V level signal on non-EC	9
ETHA_MD_D_M	1.8V level signal on non-EC	10	GND		11	ETHA_MD_B_M	1.8V level signal on non-EC	12
ETHA_LED_LINK_0_100_1000	1.8V level signal on non-EC	13	GND		14	ETHA_LED_ACT	1.8V level signal on non-EC	15
ADC_DAC_CLK	-	16	GND		17	FWMA	-	18
ADC_DAC_CLK	-	19	GND		20	SAMA_RXD	-	21
SAMA_RXD_LDRCHA_RESET_B	-	22	GND		23	SAMA_RXD_PCEIA_RESET_B	-	24
SAMA_RXD	-	25	GND		26	SAMA_TXD	-	27
SAMA_TXD	-	28	GND		29	GND		30
J1-ENET_MDIO	Open through level translator	31	GND		32	GND		33
J1-36_POWER	1.8V level signal	34	VCC_SOM		35	GND		36
J1-40_MPI_CAM_RST	1.8V level signal	37	VCC_SOM		38	GND		39
		38	GND		39	GND		40
		39	GND		40	GND		41
		40	GND		41	GND		42
		41	GND		42	GND		43
		42	GND		43	GND		44
		43	GND		44	GND		45
		44	GND		45	GND		46
		45	GND		46	GND		47
		46	GND		47	GND		48
		47	GND		48	GND		49
		48	GND		49	GND		50
		49	GND		50	GND		51
		50	GND		51	GND		52
		51	GND		52	GND		53
		52	GND		53	GND		54
		53	GND		54	GND		55
		54	GND		55	GND		56
		55	GND		56	GND		57
		56	GND		57	GND		58
		57	GND		58	GND		59
		58	GND		59	GND		60
		59	GND		60	GND		61
		60	GND		61	GND		62
		61	GND		62	GND		63
		62	GND		63	GND		64
		63	GND		64	GND		65
		64	GND		65	GND		66
		65	GND		66	GND		67
		66	GND		67	GND		68
		67	GND		68	GND		69
		68	GND		69	GND		70
		69	GND		70	GND		71
		70	GND		71	GND		72
		71	GND		72	GND		73
		72	GND		73	GND		74
		73	GND		74	GND		75
		74	GND		75	GND		76
		75	GND		76	GND		77
		76	GND		77	GND		78
		77	GND		78	GND		79
		78	GND		79	GND		80
		79	GND		80	GND		81
		80	GND		81	GND		82
		81	GND		82	GND		83
		82	GND		83	GND		84
		83	GND		84	GND		85
		84	GND		85	GND		86
		85	GND		86	GND		87
		86	GND		87	GND		88
		87	GND		88	GND		89
		88	GND		89	GND		90
		89	GND		90	GND		91
		90	GND		91	GND		92
		91	GND		92	GND		93
		92	GND		93	GND		94
		93	GND		94	GND		95
		94	GND		95	GND		96
		95	GND		96	GND		97
		96	GND		97	GND		98
		97	GND		98	GND		99
		98	GND		99	GND		100
		99	GND		100	GND		101
		100	GND		101	GND		102
		101	GND		102	GND		103
		102	GND		103	GND		104
		103	GND		104	GND		105
		104	GND		105	GND		106
		105	GND		106	GND		107
		106	GND		107	GND		108
		107	GND		108	GND		109
		108	GND		109	GND		110
		109	GND		110	GND		111
		110	GND		111	GND		112
		111	GND		112	GND		113
		112	GND		113	GND		114
		113	GND		114	GND		115
		114	GND		115	GND		116
		115	GND		116	GND		117
		116	GND		117	GND		118
		117	GND		118	GND		119
		118	GND		119	GND		120
		119	GND		120	GND		121
		120	GND		121	GND		122
		121	GND		122	GND		123
		122	GND		123	GND		124
		123	GND		124	GND		125
		124	GND		125	GND		126
		125	GND		126	GND		127
		126	GND		127	GND		128
		127	GND		128	GND		129
		128	GND		129	GND		130
		129	GND		130	GND		131
		130	GND		131	GND		132
		131	GND		132	GND		133
		132	GND		133	GND		134
		133	GND		134	GND		135
		134	GND		135	GND		136
		135	GND		136	GND		137
		136	GND		137	GND		138
		137	GND		138	GND		139
		138	GND		139	GND		140
		139	GND		140	GND		141
		140	GND		141	GND		142
		141	GND		142	GND		143
		142	GND		143	GND		144
		143	GND		144	GND		145
		144	GND		145	GND		146
		145	GND		146	GND		147
		146	GND		147	GND		148
		147	GND		148	GND		149
		148	GND		149	GND		150
		149	GND		150	GND		151
		150	GND		151	GND		152
		151	GND		152	GND		153
		152	GND		153	GND		154
		153	GND		154	GND		155
		154	GND		155	GND		156
		155	GND		156	GND		157
		156	GND		157	GND		158
		157	GND		158	GND		159
		158	GND		159	GND		160
		159	GND		160	GND		161
		160	GND		161	GND		162
		161	GND		162	GND		163
		162	GND		163	GND		164
		163	GND		164	GND		165
		164	GND		165	GND		166
		165	GND		166	GND		167
		166	GND		167	GND		168
		167	GND		168	GND		169
		168	GND		169	GND		170
		169	GND		170	GND		171
		170	GND		171	GND		172
		171	GND		172	GND		173
		172	GND		173	GND		174
		173	GND		174	GND		175
		174	GND		175	GND		176
		175	GND		176	GND		177
		176	GND		177	GND		178
		177	GND		178	GND		179
		178	GND		179	GND		180
		179	GND		180	GND		181
		180	GND		181	GND		182
		181	GND		182	GND		183
		182	GND		183	GND		184
		183	GND		184	GND		185
		184	GND		185	GND		186
		185	GND		186	GND		187
		186	GND		187	GND		188
		187	GND		188	GND		189
		188	GND		189	GND		190
		189	GND		190	GND		191
		190	GND		191	GND		192
		191	GND		192	GND		193
		192	GND		193	GND		194
		193	GND		194	GND		195
		194	GND		195	GND		196
		195	GND		196	GND		197
		196	GND		197	GND		198
		197	GND		198	GND		199
		198	GND		199	GND		200

Variscite

04. VAR-SOM-MX93 Connector

Doc No:	Document Number	Project	Rev:
Author:	Sydney/Beast	Approved By:	AC, RB
Date:	Monday, January 30, 2023	Page:	22 of 24